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Abstract 
The stability property of switch mode DC-DC converters with impedance loads is quantitatively analyzed in this 
paper. The continuous and discrete time transfer functions of converters with impedance loads are derived. The 
proposed method is suitable for all kinds of impedance loads. A digitally controlled Point-of-Load(POL) with 
additional capacitor banks is taken as an example, changes of the phase margin, the gain margin and the crossover 
frequency can be accurately predicted when additional capacitor banks with different values of capacitance and 
equivalent series resistance(ESR) are placed on the output of the converter. Based on this, a new digital controller can 
be designed to improve the performance of the converter. The proposed method of this paper is verified by 
experiments in the end. 
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1. Introduction 
Switching power supplies are usually designed for resistive loads, but they are commonly used with 
loads that have capacitive or inductive components. For example, converters are often employed to drive 
loads such as lamps, relays or electrical motors. These are inductive loads; Telecommunication and data 
communication users often add large filter capacitors across the output of commercially available DC-DC 
converters to suppress the output voltage peak deviation to load disturbances [1, 2]. This introduces large 
capacitive loads to converters. Impedance loads may cause some problems to the stability property of the 
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converter. It will introduce a zero or a pole to the transfer function of the converter. So the phase margin 
and the gain margin of the converter are changed.  
The former investigations on the impact of impedance loads to converters are mostly depended on lots 
of laboratory testing. Some general experience can be obtained but quantitative analysis and research can 
not be given in theory [1]. Other researches give some analysis results on the loop gains of converters. 
The controlled plant and the controller are not separated, so it is hard to be used to revise the controller [3-
8]. Furthermore, these researches are totally based on analogue control. It is well known that DC-DC 
converters are moving forward to digital control. So there is urgent need of solutions in digital control 
region. 
Stability property of converters with impedance loads is quantitatively analyzed in the continuous time 
domain and discrete time domain here. The method presented in the paper can precisely predict the 
transfer function of the topology with impedance loads as well as the open loop transfer function of the 
converter. So the controller can be redesigned easily to compensate the new controlled plant and the 
converter will achieve good performance again. A digital control POL DC-DC converter prototype is built 
here. Large capacitor banks are added to the output of the converter, as the example. The changes of the 
phase margin, the gain margin and the crossover frequency of the converter are analyzed. The stable 
operation area of DC-DC converters with these capacitive loads is concluded. In the extreme situation, 
they can make the converter unstable. Using the method proposed in this paper, the controller can be 
adjusted properly to keep the stability property of the converter. 
2. The method of predicting the transfer function of converters with impedance loads 
For analyzing the transfer function of converters with impedance loads, the relationship between the 
output impedance and the property of control loop needs to be built, it is shown in Fig.1.(a)[9].The 
relationship between the closed loop output impedance ZO(s) and the open loop output impedance ZOL(s) 
is given in equation(1). 
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Where, GP(s)KdC(s)Hd is the open loop transfer function of the system, it represents the stability 
property of the converter. The small-signal mode of the Buck converter’s output impedance is shown in 
Fig.1.(b). 
Open loop output impedance of the Buck converter 
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Open loop output impedance of the Buck converter with capacitor banks 
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For the closed loop control system shown in Fig.1.(a), the capacitor banks only have effect on the 
transfer function of topology GP(s)，so equation(1) can be rewritten as 
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Meanwhile, the closed loop output impedance with capacitor banks is 
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Fig. 1. (a) control loop of the converter; (b) small signal model of the Buck converter’s output impedance 
Combining (2) and (3) leads to 
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Combining (1) and (4) leads to 
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Equation (5) quantitatively describes the transfer function of converters with impedance loads in 
continuous time domain. As the transfer function of the topology GP(s), open loop output impedance 
ZOL(s), and impedance load added to the output of the converter ZC(s) are given, the new transfer function 
of the topology GP'(s) can be derived. It is not only suitable for converters with capacitive loads but also 
suitable for inductive loads and complex loads (connected with other converters in the distributed power 
systems). For a digital control power converter, equation (5) needs to be converted to the discrete time 
domain, the delay effect existing in sampling, calculation and DPWM (digital pulse width modulation) 
should be taken into consideration [10-13]. Fig.1.(a) can be redrawn as Fig.2. 
The transfer function in discrete time shown in Fig.2 is 
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Where, GP'(s) is the transfer function of the topology in continuous time domain, SH(s) is the sampling 
and holding function in ADC and DPWM, Hd(s) is the transfer function of the delay effect. 
 
    (1 )( )
ssTeSH s
s
−−=                                                                                                                                     (7) 
1428  Qiang Tong et al. / Procedia Engineering 29 (2012) 1425 – 14334 Qiang Tong, DongLai Zhang, NaiTong Zhang/ Procedia Engineering 00 (2011) 000–000 
( ) dsTdH s e
−=                                                                                                                                            (8) 
 
  
Fig.2 Discrete time model of the converter’s control loop 
Where, Td includes the delay time existing in sampling, calculation and ADC. 
The discrete time transfer function of converters with capacitor banks is given in equation (6). It is 
useful for analyzing the characteristic of converters and designing the controllers of digital control power 
converters. 
3. Influence of capacitive loads on DC-DC converters 
Section II presents fundamental theory to predict the new loop gain of a DC-DC converter when it has 
a general impedance load. In this section, a digital control synchronous Buck converter is built to 
demonstrate the influence of capacitor banks on the converter. The specifications of the converter are:  
• the nominal input voltage is 20V; 
• the output voltage is 5V; 
• the nominal output power is 20W;  
• the inductance of the output filter is 14µH; 
• the capacitance of the output filter is 200uF, its equivalent series resistor is 20mΩ; 
• the sampling frequency is equal to switching frequency 300kHz; 
• the delay time in the digital control loop is about 2600ns; 
• the whole scale factor of ADC and DPWM is KdHd=1/8. 
It is known that the small signal transfer function of Buck converter in continuous time domain is [9] 
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The modeling of the added capacitor bank includes the capacitance in series with the equivalent series 
resistance 
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Where, Rbank is the equivalent series resistance, Cbank is the capacitance. 
With the above parameters and (6), the discrete time transfer function is  
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To further confirm the method presented in this paper, three kinds of capacitor banks are placed on the 
output of the digital control DC-DC converter prototype built here. The capacitance and the equivalent 
series resistance of the first capacitor bank is 1mF and 20mΩ, the second capacitor bank is 10mF and 
10mΩ, the third capacitor bank is 10mF and 18mΩ. Using (5), the open loop small signal transfer 
functions of the topology with these capacitor banks can be given as G1(s)，G2(s)，G3(s). Equation (6) is 
used to converter them into discrete time domain G1(z)，G2(z)，G3(z).  
Fig.3.(a) compares the bode diagram of G1(z)，G2(z)，G3(z) and the topology without capacitor banks 
G0(z). It is obvious that the property of the converter will change with different capacitor banks. The open 
loop transfer function of the converter is still a 2nd-order system after capacitor banks are added. As the 
capacitance is increasing, the resonant frequency of the output LC filter is decreasing as well as the 
bandwidth of the system. Under the same capacitance, the phase margin of the transfer function becomes 
higher when the ESR is increasing. 
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Fig.3. (a) Bode plot of converters(not controlled) with capacitor banks; (b) Bode plot of converters(controlled) with capacitor banks 
Table 1 Stability characteristics comparison of the four different open loop transfer functions 
 
The open loop transfer 
function of the 
converter 
The phase margin 
/deg 
The gain margin
/dB 
The crossover frequency
/kHz 
Stability 
T0(z)  48.7 22.6 6.03 Stable,  
Phase margin is sufficient 
T1(z) (1mF,20mΩ) 19.3 26.8 2.17 Stable,  
Phase margin is not sufficient
T2(z) (10mF,10mΩ) -6.27 30 0.87 unstable 
T3(z) (10mF,18mΩ) 18.9 27 0.93 Stable,  
Phase margin is not sufficient
A two pole two zero digital compensator C0(z) is designed to compensate the topology G0(z). 
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The open loop transfer function T0(z) of the converter is derived 
 
0 0 0( ) ( ) ( )T z G z C z Kd Hd= ⋅ ⋅ ⋅  
Since C0(z), Kd and Hd will not be effected by the capacitor banks, the open loop transfer function of 
the converters with different kinds of capacitor banks can be derived as T1(z)、T2(z) and T3(z). They are 
shown in Fig.3.(b) with T0(z). Tab.1 lists the stability characteristics comparison of the four different open 
loop transfer functions. 
Fig.3.(b) shows that the crossover frequency and the phase margin of the converter decreases as the 
capacitance of the capacitor banks increases. Capacitor banks can suppress the output voltage peak 
deviation to load disturbances, but deteriorate the dynamic performance of the converter. As the 
capacitance and the ESR of capacitor banks reach to 10mF and 10mΩ, the transfer function of the 
converter becomes T2(z). The phase curve of T2(z) cross -180 degree twice, the gain margin is low , the 
system is unstable. If the ESR of capacitor banks increases to 18mΩ, the transfer function becomes T3(z), 
the phase curve of T3(z) doesn’t cross -180 degree. It is stable again, but the crossover frequency is much 
lower and the dynamic performance deteriorates greatly. 
Further spreading the value range of the capacitance and the ESR, the phase margin, the gain margin 
and the crossover frequency of the converter with capacitor banks are plotted in three dimensional 
diagrams. The capacitance value is from 200uF to 20mF, the ESR value is from 1mΩ to 20mΩ. Fig.4.(a) 
shows the relationship of capacitance, ESR and phase margin. When the value of ESR is high, the phase 
margin is enough and will increase as the capacitance increases. When the value of ESR decreases, the 
phase margin also decreases and the converter becomes unstable, especially when the capacitance is large. 
Fig.4.(b) shows the relationship of capacitance, ESR and gain margin. When the value of ESR is big 
enough, no matter whatever the value of capacitance is, the gain margin is enough. When the value of 
ESR reduces to certain number, the gain margin will decrease greatly, even be a minus number. There are 
only two situations that the system will get a high gain margin. The first one is that the capacitance is 
small enough; the second one is that the capacitance is big enough. The stability property of the converter 
is determined by both the phase margin and the gain margin. A converter with good stability properties 
must have gain margin more than 6dB and phase margin more than 45 degree.  
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Fig.4.(a) Phase margin of converter versus capacitance and ESR; (b) Gain margin of converter versus capacitance and ESR 
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Fig.5 Crossover frequency of converter versus capacitance and ESR 
When the ESR value of the capacitor banks is large enough, both the phase margin and the gain 
margin can be satisfied. When the ESR value of the capacitor banks is small, the capacitance of the 
capacitor banks also needs to be small to keep the converter stable. This agrees with the former research 
of the stable operation area of the converter with capacitive loads. The method presented here can not 
only tell if the converter is stable but also give the transfer function as well as phase margin and gain 
margin of the converter with impedance loads. So it is useful to redesign the controller to make the 
converter stable again. 
Fig.5 shows that the crossover frequency of the converter is affected greatly by the capacitance. As the 
capacitance increases, the crossover frequency decreases hugely, so the dynamic property of the converter 
deteriorates. The ESR has little effect on the crossover frequency. From Fig.4 to Fig.5, it can be seen that 
the static property of the converter is mainly determined by ESR, and the dynamic property of the 
converter is mainly determined by capacitance. 
4. Experiments 
A digital control synchronous Buck converter prototype based on FPGA is built here to demonstrate 
the method presented in this paper. The specifications are given in section III. Load transient response of 
the converter with different capacitor banks are tested to show the stability property of the converter with 
different capacitor banks. 
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Fig.6.(a) Load transient response of converter T0(z); (b) Load transient response of converter T1(z)  
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Fig.7 Load transient response of converter T1'(z) 
The electrical load is used here to control the output current of the converter. It is set to step between 
0.4A and 2A. The frequency is 500Hz, and the slew rate is 2A/us. The waveform of the output voltage of 
the converter is shown in Fig. 6(a). 
The transfer function of the converter shown in Fig. 6(a) is T0(z). As shown in Tab.1, the phase margin 
is 48.7 degree. The output voltage of the converter will oscillate when the output current steps. After 
placing a 1mF, 20mΩ capacitor banks on the output, the transfer function of the topology changes to 
G1(z), and the open loop transfer function of the converter becomes T1(z). In the same load transient 
experiment, the waveform of the output voltage is shown in Fig. 6(b). 
Since capacitor banks are added on the output, the voltage peak deviation is smaller. The controller is 
not redesign with the converter, the phase margin is only 19.3 degree as shown in Tab.1, and the 
oscillation still exists in the output voltage. That is the drawback of capacitor banks, which agrees with 
the analysis above this section. 
Using a new controller which is redesigned for G1(z). The output waveform is shown is Fig.7. The 
phase margin of the converter is improved to 55.2 degree, the oscillation in output voltage is obviously 
suppressed and the voltage peak deviation is small. Due to the bandwidth of the converter gets low, the 
recovery time of the voltage is longer. It is verified that the controller is well designed to ensure the 
converter to achieve good stability property again. 
5. Conclusions 
A quantitative method that can give the transfer function of converters with impedance loads is 
presented in this paper. It can be used in both analogue control and digital control DC-DC converters. A 
digital control synchronous Buck converter with capacitor banks on the output terminal is taken as a 
example to show the influence of the capacitive load on DC-DC converters. Some useful conclusions are 
obtained: 
• If the transfer functions of the converter, the output impedance and the impedance load are known, the 
new transfer function of topology with impedance load can be derived by adopting the method 
presented in this paper. So the phase margin, the gain margin and the crossover frequency can be 
predicted exactly, the stability property of the converter can be easily estimated. 
• Capacitor banks are helpful to suppress the voltage peak deviation to load disturbances in large signal, 
but will deteriorate the stability property of the converter in small-signal. The static property of the 
converter is mainly affected by the ESR of the capacitor banks. The phase margin will decrease when 
the ESR of the capacitor banks decreases. The dynamic property of the converter is mainly affected by 
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the capacitance of the capacitor banks. The crossover frequency will decrease when the capacitance 
increases. 
• Since the transfer function of the converter with impedance load could be derived by using the method 
presented, the controller can be redesigned to compensate the converter well. The capacitor banks will 
give positive effect and the converter will achieve good stability property again. 
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